In this paper, we analyze the variability of III-V homojunction tunnel FET (TFET) and FinFET devices and 32-bit carry-lookahead adder (CLA) circuit operating in near-threshold region. The impacts of the most severe intrinsic device variations including work function variation (WFV) and fin line-edge roughness (fin LER) on TFET and FinFET device Ion, Ioff, Cg, 32-bit CLA delay and power-delay product (PDP) are investigated and compared using 3D atomistic TCAD mixed-mode Monte-Carlo simulations and HSPICE simulations with look-up table based Verilog-A models calibrated with TCAD simulation results. The results indicate that WFV and fin LER have different impacts on device Ion and Ioff. Besides, at low operating voltage (<0.3 V), the CLA circuit delay and power-delay product (PDP) of TFET are significantly better than FinFET due to its better Ion and Cg,ave and their smaller variability. However, the leakage power of TFET CLA is larger than FinFET CLA due to the worse Ioff variability of TFET devices. 
Introduction
Steep subthreshold slope TFET, which utilizes the band-to-band tunneling as the conduction mechanism, is one of the most promising candidates for ultra-low voltage/power applications [1] . Recent research works on TFET-based circuits have shown significant performance improvement and power reduction at low operating voltage [2] [3] [4] . With device scaling, the impacts of random variations become more severe. Several studies on the TFET device level variability have been reported [5] [6] [7] [8] , while other works on TFET circuits employed simple parameter sensitivity methods that neglect physical non-uniformities [2, 9, 10] , and a physics-based TFET performance and variability assessment for large logic circuits is lacking. Among all variation sources, the work function variation (WFV) caused by the granularity of different grain orientations and sizes of the metal gate material and fin Line-Edge-Roughness (LER) due to the resolution limit of the lithography and etching processes have the most significant impacts on TFET and FinFET devices. In this work, we provide an in-depth physics-based assessment on the impacts of WFV and fin LER on TFET and FinFET devices including the detailed comparative analyses on Ion, Ioff, and Cg using three-dimensional atomistic TCAD simulations. To assess the variability on large logic circuits, we build look-up table based Verilog-A models, and examine the variability of TFET-and FinFET-based 32-bit CLA circuits using HSPICE simulations with Verilog-A model calibrated with TCAD simulation results. Our work provides in-depth physics-based understanding on the variability of 32-bit CLA circuits and fundamental guidelines on the implementation of TFET-based large logic circuits considering variability.
Device Structures, Characteristics and Simulation Methodology

Device Structures and Characteristics
The basic TFET structure under study comprises a gated p-i-n tunnel diode under reverse bias with asymmetrical source/drain doping. For N-TFET, the source is p+ region with dominant electron conduction, the channel is gated intrinsic region, and the drain is n+ region. When N-TFET is "OFF" (VGS = 0), the valence band edge of the source is below the conduction band edge of the channel, and the band-to-band tunneling probability is low due to lack of available states in the channel region and wide barrier at source-channel junction. When N-TFET is "ON" (VGS > 0), the conduction band edge of the channel is pulled down below the valence band edge of the source, and carriers can tunnel into available empty states of the channel region. For P-TFET, the source is n+ region with dominant hole conduction, applying VGS < 0 turns P-TFET "ON". The band diagrams of TFET in ON/OFF states are shown in Figure 1 .
In this work, we consider the In0.53Ga0.47As homojunction N-TFET and Ge0.925Sn0.075 homojunction P-TFET due to their high Ion and compatible IDS-VGS characteristic [12, 13] . In0.53Ga0.47As N-FinFET and Ge P-FinFET with high mobility are considered for comparison. Figure 2 shows the 3D TFET and FinFET device structures constructed for atomistic TCAD simulations. The device parameters and doping are shown in Table 1 . We use the non-local band-to-band tunneling model which is applicable to arbitrary tunneling barrier with non-uniform electric field for TFET simulations [11] , and the parameters used in the model are calibrated with [12, 13] . Figure 3a shows the IDS-VGS characteristics of TFETs and FinFETs at VDS = 0.3 V and VDS = 0.03 V. The DIBL (drain-induced barrier lowering) and DIBT (drain-induced barrier thinning) values versus drain current for N-TFET and N-FinFET are shown in Figure 3b . DIBL for the conventional MOSFET device is estimated using the following formula in weak inversion region (subthreshold region): In TFET, the drain bias also plays a role in enhancing the drain current due to the drain bias induced source-channel tunneling barrier thinning effect. However, as the physics-based method for extracting the threshold voltage of TFET is still under investigation, there is no clear definition for DIBT extraction analogous to DIBL in FiFET device. Hence, for first-order approximation for estimating DIBT in TFET device, we draw the DIBT as a function of drain to source current shown in Figure 3b . As can be seen, the DIBT for TFET shows non-monotonic behavior compared with the FinFET counterpart and increases rapidly as the drain to source current increases beyond 0.2 nA. This is because TFET has smaller threshold voltage (using the constant current defined Vth) and enters the saturation region earlier than the FinFET which is in the weak inversion region with DIBL roughly around 80 mV/V. Figure 4 shows the output characteristics for TFET and FinFET devices. As shown, TFET device shows larger VDSAT [14] as indicated in rhombus symbol due to the fact that TFET can be regarded as a source-channel tunneling junction in series with a resistor (i.e., channel resistance), hence exhibiting an upward-concaved shape in the triode-like region (analogous to FinFET). At moderate and high VDS, TFET provides a better (flatter) saturation characteristic due to reduced carriers in the channel region, and the electric field from the drain side cannot penetrate into the source-channel tunnel junction, so the current increases slowly. For FinFET device, no obvious saturation is observed due to more severe short-channel effect. 
Simulation Methodology
To assess WFV, we use the Vonoroi grain pattern [15] for TiN gate material, which has two different grain orientations <200> and <111> with the probability of 60% and 40%, respectively, as shown in Figure 5a by the yellow and orange regions, and the relevant parameters are shown in Table 2 . To assess fin LER, the rough line edge patterns are generated by Fourier synthesis approach [16] with correlation length (Λ) = 20 nm and root-mean-square amplitude (Δ) = 1.5 nm as shown in Figure 5b . We analyze the impacts of WFV and fin LER on devices using 3D atomistic TCAD mixed-mode Monte-Carlo simulations with 100 samples, respectively. TCAD mixed-mode simulations for complex circuits with large transistor counts face the challenges of computation resources, prohibitively long simulation times and convergence problems. To overcome these obstacles, look-up table based Verilog-A model has been employed for TFET circuit simulations in some studies [2, 4] . However, these works on TFET circuits employed simple parameter sensitivity methods [2, 9] , and these sensitivity-based Verilog-A models cannot accurately describe the physical non-uniformities and variability. In this work, we adopt physics-based assessment to account for variability at device and circuit level. The flow chart for physics-based small signal Verilog-A model generation is shown in Figure 6 . The transfer characteristics of TFET and FinFET devices and their variability with WFV and fin LER are extracted from atomistic 3D TCAD device simulations with IDS (VGS, VDS), Cgs (VGS, VDS) and Cgd (VGS, VDS) characteristics across voltage range of interest to build two-dimensional Verilog-A look-up tables. The Verilog-A models of devices with random variations are then employed in HSPICE circuit simulations. The calibrations of Verilog-A models with TCAD results on I-V, C-V characteristics of the nominal cases for TFET and FinFET devices are shown in Figure 7 . The almost exact agreements can be clearly seen. Figure 8 shows the impacts of WFV and fin LER on IDS-VGS dispersions of TFET and FinFET devices at VDS = 0.3 V. Figure 9 illustrates the probability distributions of Ion (IDS at VDS = VGS = 0.3 V) and Ioff (IDS at VDS = 0.3 V and VGS = 0 V). Note that, for TFET variability, the different structure constructs used for WFV and fin LER lead to slightly different nominal IDS-VGS curves. Therefore, the corresponding probability distributions show two nominal values. The mean values (μ), standard deviations (σ) and the ratio of the mean-to-standard deviation (μ/σ) are listed in the table with the figures.
Device Variability Due to WFV and Fin LER
Ioff and Ion Variability
For FinFETs, the Vt is a linear function of gate WF, WFV causes a Vt shift of IDS-VGS curves in subthreshold region with almost equal subthreshold swing (S.S.), therefore the Ion and Ioff probability distributions are similar. On the other hand, fin LER influences the effective fin width and electrostatic integrity, thus impacting both Vt and S.S., so the Ion and Ioff probability distributions are quite different. As can be seen, both the μ/σ of Ion and Ioff are worse with fin LER than WFV, especially for Ioff. For TFETs, the Ioff distribution with WFV is boarder (worse) than that with fin LER since WFV leads to fluctuation in the energy bands and alters the critical tunneling path, and the effect decreases with increasing VGS. The metal grains with various WF form the up and down energy bands that boost the band-to-band generation, resulting in large Ioff distribution. Therefore, the variability of Ioff is larger than Ion, and the correlation between Ion and Ioff is weak. On the other hand, for fin LER, both Ion and Ioff are degraded as fin width (WFin) increases due to the weaker electrostatic control of the channel from both gates, and the degradations of Ion and Ioff track WFin with exponential-like behavior, especially for Ioff which dramatically increases with decreasing WFin. Comparing with fin LER, the μ/σ (Ion) of WFV is better, and the μ/σ (Ioff) of WFV is comparable to LER. In addition, WFV causes larger σ (Ioff) than LER. Overall, comparing FinFET and TFET, the impacts due to WFV on Ion and Ioff are quite different. The μ/σ (Ioff) of TFET is worse while μ/σ (Ion) of TFET is better. In addition, the Ioff distribution of TFET skews to high values, and not as symmetrical as the Ioff distribution for FinFET, resulting in larger μ (Ioff). On the other hand, the variation of TFET considering fin LER is slight better than FinFET. Figure 10 shows the impacts of WFV and fin LER on Cg-VGS dispersions of TFET and FinFET devices at VDS = 0.3 V. Figure 11 illustrates the probability distributions of Cg,ave (the average capacitance across the gate-bias range from 0 to VDD = 0.3 V) at VDS = VDD. For both TFET and FinFET, the Cg variation by WFV becomes more significant at larger VGS. In contrast, the variation due to fin LER is more severe when VGS is small. Note that Cg,ave is extracted only for the range from VGS = 0 V to 0.3 V. The μ/σ (WFV) are much better compared with μ/σ (LER). For TFET with WFV and FinFET with fin LER, the Cg,ave skews to high values, resulting in larger μ than the nominal cases. 
Cg Variability
Impacts of WFV and Fin LER on CLA Circuits
Delay Variability
The switching delay is commonly calculated as τ = (Cg VDD)/Ion. Due to the strong bias dependence of gate capacitance (Cg), the average capacitance (Cg,ave) across the gate-bias range from 0 to VDD (0.3 V in this case) at VDS = VDD is determined for approximation: τ = (Cg,ave VDD)/Ion.
The transient waveforms and the probability distributions of delays for 32-bit CLA of TFET and FinFET with WFV and fin LER are shown in Figures 12 and 13 . As can be seen, the μ/σ (Delay) of TFET is better than FinFET in both cases (with WFV and fin LER). For both TFET and FinFET, the μ/σ (WFV) is better than μ/σ (LER). The variability of delay correlates with aforementioned Ion and Cg,ave variations in Section 3. The smaller Ion of FinFET significantly degrades its μ/σ (Delay). 
PDP Variability
PDP is a figure of merit representing the power-performance trade-off. At a given operation frequency, PDP is calculated as PDP = (Cg
If the frequency is scaled up to the maximum operation frequency (i.e., f = 1/tdelay), then PDP = (Cg V 2 DD) would represent the energy dissipated in a switching event.
The probability distributions of PDP 32-bit CLA of TFET and FinFET for the nominal cases and the cases with WFV and fin LER are shown in Figure 15 . The μ/σ (WFV) is better than μ/σ (LER) for both TFET and FinFET, and the distributions of TFET with WFV and that of FinFET with fin LER skew to larger values. 
Leakage Power Variability
The probability distributions of leakage power for 32-bit CLA of TFET and FinFET for the nominal cases and the cases with WFV and fin LER at VDD = 0.3 V are shown in Figure 17 . The leakage power variation of TFET with both variation sources are much worse than FinFET, and the distributions skew to larger values, especially under WFV. This correlates to aforementioned Ioff variations in Section 3. 
Conclusions
We investigate and compare the impacts of WFV and fin LER on TFET and FinFET Ion, Ioff and Cg,ave using atomistic 3D TCAD simulations with calibrated model and device parameters. Our studies indicate that considering WFV, FinFET has comparable Ion and Ioff variability while TFET has smaller Ion variability and larger Ioff variability. In addition, the band diagram dispersion caused by WFV increases the band-to-band generation for TFET in "OFF" state, leading to skewed Ioff distribution to larger values. On the other hand, the impact of fin LER is similar for TFET and FinFET, resulting in comparable Ion and Ioff variability. The Cg,ave variability is worse with fin LER compared with WFV for both TFET and FinFET.
Using Verilog-A device models extracted from atomistic 3D TCAD simulations to capture the physical non-uniformities and variability, HSPICE circuit simulations are performed to assess the impacts of WFV and fin LER on TFET and FinFET 32-bit CLA. The results show that at low operating voltage (<0.3 V), the delay and PDP of TFET CLA are significantly better than the FinFET counterparts, even under the impacts of WFV and LER. However, the variability of leakage power for TFET CLA is worse than FinFET CLA, especially with WFV. The leakage power distribution of TFET CLA skews to larger values due to its worse Ioff variability. technical suggestions and discussion. Author Prof. Pin Su guided this research work and contributed to technical discussions on device part about the impacts of intrinsic variations on TFET and FinFET devices. Author Prof. Ching-Te Chuang guided this research work and contributed to technical discussions on the circuit part and paper writing by reviewing all the results presented in this work and revising the technical writing and formatting of the manuscript.
